UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/815,478	03/31/2004	James Loran Ball	ALTRP134/A1466	6370
	7590 04/24/200 STIN VILLENEUVE &	EXAMINER		
ATTN: ALTER	AA	GEIB, BENJAMIN P		
P.O. BOX 7025 OAKLAND, CA	-		ART UNIT	PAPER NUMBER
			2181	
			MAIL DATE	DELIVERY MODE
			04/24/2009	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

## Advisory Action Before the Filing of an Appeal Brief

Application No.	Applicant(s)		
10/815,478	BALL, JAMES LORAN		
Examiner	Art Unit		
BENJAMIN P. GEIB	2181		

<del>-</del>			
	BENJAMIN P. GEIB	2181	
The MAILING DATE of this communication appe	ars on the cover sheet with the c	correspondence add	ress
THE REPLY FILED <u>08 April 2009</u> FAILS TO PLACE THIS APP 1.   The reply was filed after a final rejection, but prior to or on application, applicant must timely file one of the following application in condition for allowance; (2) a Notice of Apper for Continued Examination (RCE) in compliance with 37 C	the same day as filing a Notice of a replies: (1) an amendment, affidavi eal (with appeal fee) in compliance	Appeal. To avoid abar t, or other evidence, v with 37 CFR 41.31; or	hich places the (3) a Request
periods:  a) The period for reply expires 3_months from the mailing date b) The period for reply expires on: (1) the mailing date of this A no event, however, will the statutory period for reply expire la Examiner Note: If box 1 is checked, check either box (a) or ( MONTHS OF THE FINAL REJECTION. See MPEP 706.07()	dvisory Action, or (2) the date set forth ater than SIX MONTHS from the mailing b). ONLY CHECK BOX (b) WHEN THE	g date of the final rejection	n.
Extensions of time may be obtained under 37 CFR 1.136(a). The date have been filed is the date for purposes of determining the period of extunder 37 CFR 1.17(a) is calculated from: (1) the expiration date of the set forth in (b) above, if checked. Any reply received by the Office later may reduce any earned patent term adjustment. See 37 CFR 1.704(b). NOTICE OF APPEAL	tension and the corresponding amount of shortened statutory period for reply origing than three months after the mailing dat	of the fee. The appropria nally set in the final Offic	ate extension fee e action; or (2) as
<ol> <li>The Notice of Appeal was filed on A brief in comp filing the Notice of Appeal (37 CFR 41.37(a)), or any exter Notice of Appeal has been filed, any reply must be filed w AMENDMENTS</li> </ol>	nsion thereof (37 CFR 41.37(e)), to	avoid dismissal of the	
3. The proposed amendment(s) filed after a final rejection, it (a) They raise new issues that would require further con (b) They raise the issue of new matter (see NOTE belo (c) They are not deemed to place the application in bet appeal; and/or (d) They present additional claims without canceling a content of the conten	nsideration and/or search (see NOTw); ter form for appeal by materially rec	TE below);	
NOTE: (See 37 CFR 1.116 and 41.33(a)).  4. The amendments are not in compliance with 37 CFR 1.12  5. Applicant's reply has overcome the following rejection(s):  6. Newly proposed or amended claim(s) would be all non-allowable claim(s).	:		·
7. For purposes of appeal, the proposed amendment(s): a) how the new or amended claims would be rejected is provided the status of the claim(s) is (or will be) as follows: Claim(s) allowed: Claim(s) objected to: Claim(s) rejected: Claim(s) withdrawn from consideration:		l be entered and an e	xplanation of
<ul> <li>AFFIDAVIT OR OTHER EVIDENCE</li> <li>The affidavit or other evidence filed after a final action, bu because applicant failed to provide a showing of good and was not earlier presented. See 37 CFR 1.116(e).</li> </ul>			
<ol> <li>The affidavit or other evidence filed after the date of filing entered because the affidavit or other evidence failed to o showing a good and sufficient reasons why it is necessary</li> </ol>	vercome <u>all</u> rejections under appea and was not earlier presented. Se	al and/or appellant fail ee 37 CFR 41.33(d)(1	s to provide a ).
<ul> <li>10. The affidavit or other evidence is entered. An explanation REQUEST FOR RECONSIDERATION/OTHER</li> <li>11. The request for reconsideration has been considered but See Continuation Sheet</li> </ul>		•	
See Continuation Sheet.  12. Note the attached Information Disclosure Statement(s). ( 13. Other:	(PTO/SB/08) Paper No(s)		
/Alford W. Kindred/ Supervisory Patent Examiner, Art Unit 2181	/Benjamin P Geib/ Examiner, Art Unit 2181		

Continuation of 11. does NOT place the application in condition for allowance because:

Regarding Applicant's argument that "Intel does not disclose or suggest 'wherein substantially all multi-byte aligned branch instructions are operable to access the instructions at byte aligned addresses," the Examiner notes that the Applicant appears to be reading the limitation too narrowly. The JMP instruction of Intel is operable to access instructions within the range of the offset used. See Intel, Vol. 2, page 3-357 "JMP-Jump" instruction reference. These instructions include "the instructions at byte aligned addresses." That is, the JMP is not prevented from accessing instructions at byte aligned addresses, but accesses instructions without regard as to whether they are byte-aligned or not. Therefore, Intel has taught "wherein substantially all multi-byte aligned branch instructions are operable to access the instructions at byte aligned addresses" as recited in the claims.

Applicant argues that "Intel, alone or in combination with Killian, fails to teach or render obvious the claim 1 limitation of 'common subcircuitry operable to perform sign extensions of an immediate field in non-branch instructions and to perform sign extensions of said immediate field in branch instructions to calculate a target address for branch instructions, wherein said common subcircuitry operating on said non-branch instructions is the same subcircuitry operating upon said branch instructions." The Examiner disagrees with this statement and notes that the Killian has taught an Address Unit (AU) 17 that performs sign-extension of branch and non-branch instructions. See Killian; column 11, lines 40-50. This AU 17 is subcircuitry of the overall processor. Furthermore, As noted by the Applicant in the remarks, Killian has taught "[a] sign-extension circuit 78 [that] sign-extends the 16-bit offset to 32 bits before the offset is combined at the adder." See Killian; column 11, lines 40-50. While Fig. 3C shows two separate blocks labeled "SE," these blocks are actually one sign-extension circuit. The Examiner notes that the "SE" block in the top right of Fig. 3C is not labeled differently from the "SE" block in the top left of Fig. 3C, which would be the case if the two block were two separate circuits. Further, as shown in Fig. 3C, the two "SE" block perform the same function of sign-extending the 16-bit offset from the instruction (whether a branch or non-branch instruction) to 32-bits. Therefore, Killian has taught common subcircuitry to perform sign extensions for branch and non-branch instructions as recited in the claims.